Interfacial and electrical properties of InGaAs metal-oxide-semiconductor capacitor with TiON/TaON multilayer composite gate dielectric
In recent years, InGaAs has been extensively investigated as an alternative channel material of n-type metaloxide-semiconductor field-effect transistors (n-MOSFETs) for next-generation nanoscale complementary MOS device applications with low power and high speed due to its higher electron mobility than that of Si.
1 Meanwhile, many high-k gate dielectric materials (e.g., HfO 2 , 2 TiO 2 , 3 and La 2 O 3 4 ) have been widely investigated as the gate dielectric of InGaAs MOS devices. However, direct deposition of high-k dielectric on InGaAs yields poor electrical characteristics due to easy formation of native oxide on the InGaAs surface, resulting in an extremely high density of interface states and thus inducing Fermi-level pinning at the high-k/InGaAs interface. So, the use of an interfacial passivation layer (IPL) (e.g., Si, 2 Ge, 5 SiO x N y , 6 and Al 2 O 3 7 ) prior to high-k deposition on InGaAs has been extensively studied, achieving improved interface quality and electrical properties for the device. However, the performance improvement comes at the cost of extra processing time, scaling limitation, and complex IPL. To obtain a high-quality interface without an IPL, Suri et al. investigated an engineered HfAlO gate dielectric formed on sulfur-passivated GaAs by alternating layers of atomic-layer deposited Al 2 O 3 and HfO 2 , obtaining excellent interface with GaAs and improved device characteristics. 8 However, the k value of Al 2 O 3 is low ($9), 9 which limits further device scaling. Ta-based oxynitride (TaON) with a higher k value ($26) than HfO 2 has been used in GaAs MOSFETs and showed excellent electrical and reliability properties. 10 Ti-based oxynitride (TiON) has an even higher k value ($80) but larger leakage current. 9 Moreover, it has been demonstrated that the TaO-TiO multilayer structure as gate dielectric on Si and Ge substrates has excellent electrical properties. 11, 12 grown on an n þ -InP (100) substrate. The wafers were degreased using acetone, ethanol, and isopropanol and cleaned in diluted HF solution (5%) for 2 min to remove the native oxide, followed by dipping in (NH 4 ) 2 S solution (8%) for 20 min at room temperature for sulfur passivation of the InGaAs surface and then rinsing in de-ionized water for 5 cycles. After N 2 drying, the wafers were immediately transferred to a sputtering chamber. A high-k composite gate dielectric ($5 nm) of 10 TiN/TaN or TaN/TiN layers ($0.5 nm per layer) was deposited by alternately RF-sputtering Ti and Ta targets in an Ar/N 2 (24 sccm/12 sccm) ambient at room temperature. A post-deposition annealing (PDA) was performed at 600 C for 60 s in N 2 (500 sccm) þ O 2 (50 sccm) to convert the TaN and TiN layers to TaON and TiON, respectively, to form two kinds of MOS devices (denoted as TiON/TaON/ InGaAs and TaON/TiON/InGaAs samples, respectively). Finally, Al was thermally evaporated and patterned as the gate electrode and also as back electrode of the devices, followed by forming-gas (5% H 2 þ 95% N 2 ) annealing at 300 C for 20 min to reduce their contact resistance.
High-frequency (HF, 1-MHz) capacitance-voltage (C-V) and gate leakage current density vs. gate voltage a)
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(J g -V g ) curves of the samples were measured using HP4284A precision LCR meter and HP4156A semiconductor parameter analyzer, respectively. Physical thickness of the gate dielectric was measured by ellipsometry. X-ray photoelectron spectroscopy (XPS) was used to examine the chemical states at/near the high-k/InGaAs interface. Fig. 1 shows the HF (1-MHz) C-V curves of the two samples. It can be obviously seen that the accumulation capacitance drops for the TaON/TiON/InGaAs sample under large positive gate voltage due to large leakage current, which probably comes from a high density of defective states at the conduction-band edge of InGaAs caused by a considerable amount of In-/Ga-/As-O and As-As bonds at the TiON/InGaAs interface. 10, 13 However, for the TiON/TaON/ InGaAs sample, the accumulation capacitance exhibits a quasi-saturation as the positive gate voltage increases, which should be ascribed to the improved interfacial properties associated with the suppressed growth of a unstable low-k interfacial layer (In/Ga/As oxides) at the InGaAs surface achieved by the ultrathin TaON IPL ) associated with interface and near-interface traps. This is attributed to less out-diffusions of In, Ga, and As atoms from the substrate to the high-k layer due to the blocking role of the ultrathin TaON IPL in the TiON/TaON/InGaAs sample.
14 The equivalent k value of the gate dielectric can be calculated as C ox T ox =e 0 , where C ox is accumulation capacitance per unit area and T ox is the total physical thickness of the gate dielectric. T ox of the TiON/TaON/InGaAs and TaON/TiON/ InGaAs samples measured by ellipsometry is 3.9 nm and 3.6 nm, respectively. So, a slightly larger equivalent k value of 19.8 is achieved for the former than the latter (19.6) due to suppressed oxygen diffusion from the high-k gate dielectric to the InGaAs surface by the TaON interlayer and thus less formation of the low-k interfacial oxide.
The gate leakage properties of the two samples are shown in Fig. 2 . Large gate leakage current density is observed for the TaON/TiON/InGaAs sample, e.g., 1.3 Â 10 À3 A/cm 2 at V g ¼ 2 V. However, for the TiON/TaON/InGaAs sample, the leakage current density is greatly reduced, e.g., 9.5 Â 10
À5
A/cm 2 at V g ¼ 2 V. The smaller gate leakage current of the latter is closely related to its smaller Q ox and D it . In addition, a high-field stress at 3 MV/cm [¼(V g À V fb )/T ox ] for 3000 s is used to examine the reliability of the samples. The J g -V g properties are measured before and after the stressing, as shown in Fig. 3 . As shown in Fig. 4 , the increased gate leakage current after the stress for the two samples could come from carrier charging at the pre-existing traps of the oxide layer and also from the trap-assisted tunneling of electrons via interface and near-interface traps generated by the stress. 15, 16 Obviously, the post-stress increase of the leakage current is smaller for the TiON/TaON/InGaAs sample than the TaON/ TiON/InGaAs sample, which can be associated with less stress-induced generation of interface and near-interface traps due to less weak In/Ga/As-O bonds at/near the TaON/InGaAs interface mentioned earlier. In addition, it is worth pointing out that under the high-field stress, the electric field would induce an additional tensile stress to the InGaAs epilayer due to the inverse piezoelectric effect of InGaAs, [17] [18] [19] and the strained layer would relax through crystallographic defect formation. The created defects could be electrically active and provide a path for gate leakage current, resulting in device degradation. and InGaAs substrate, the In 3d, Ga 3d, and As 2p spectra of the two samples are analyzed by XPS, as shown in Figs. 5, 6 , and 7. The In-S, Ga-S, and As-S peaks are clearly observed in the In 3d, Ga 3d, and As 2p spectra of the samples. It has been reported that sulfur passivation of the InGaAs surface is beneficial for suppressing the formation of In/Ga/As-O bonds 6,13 but cannot fully eliminate them. In Fig. 5 , an In-O peak occurs for the TiON/TaON/InGaAs and TaON/TiON/ InGaAs samples, and its content at the interface is calculated to be 1.6% and 5.7%, respectively, based on the In-O/In3d 5/2 peak-area ratio. Obviously, the content of In-O bond is lower for the former than the latter, implying that the formation of In oxide at the interface can be more effectively suppressed by the ultrathin TaON IPL than the ultrathin TiON IPL. Similarly from Fig. 6 , the content of Ga-O bond for the TiON/TaON/InGaAs sample (14.2% from the Ga-O/Ga3d peak-area ratio) is lower than that for the TaON/TiON/ InGaAs sample (29.2%). Furthermore, as shown in Fig. 7 , As-O bond occurs only in the TaON/TiON/InGaAs sample (its content is 1.9% from the As-O/As2p peak-area ratio) but disappears in the TiON/TaON/InGaAs sample. Such a low content of As-O bond at the TiON/InGaAs interface should be due to the decomposition of As oxide to Ga oxide, In oxide, and elemental As (2As 2 
In 2 O 3 þ 6As) during the PDA, which also explains the high content of Ga-O and In-O bonds at the interface. 20 Moreover, the intensity of the As-As peak for the TiON/ TaON/InGaAs sample (a content of 3.6% from the As-As/ As2p peak-area ratio) is lower than that for the TaON/TiON/ InGaAs sample (a content of 5.7%). This indicates that the TaON IPL on the sulfur-passivated InGaAs surface can more effectively suppress the formation of weak In-O, Ga-O, As-As, and especially As-O bonds than the TiON IPL. Therefore, the TiON/TaON multilayer structure as the gate dielectric of InGaAs MOS device can more effectively reduce the defective states in the bandgap of InGaAs caused by In-O, Ga-O, As-O, and As-As bonds and thus suppress the Femi-level pinning at the TaON/InGaAs interface, resulting in smaller flatband-voltage shift, lower gate leakage current, and higher device reliability, as shown in Figs. 1-3 the TaON/TiON-multilayer structure, e.g., lower interfacestate density (1.0 Â 10 12 cm À2 eV À1 at midgap), smaller gate leakage current (9.5 Â 10 À5 A/cm 2 at V g ¼ 2 V), larger equivalent k value (19.8) , and better reliability under electrical stress. All of these could be attributed to the fact that the ultrathin TaON interlayer formed on the InGaAs surface can effectively suppress the formation of interfacial In/Ga/As oxides and also remove excess As atoms, resulting in less interfacial and near-interface traps and thus less Fermi-level pinning at the TaON/InGaAs interface.
